Radio Frequency and Mixed Signal Integrated Circuits (RMIC) USM (July 2002- August 2014)

Searching...

Home
About
LNA Design Steps
- Step 1: DC
- Step 2: SP
Activities
Former PhD Students
Former MSc Students

Home » »Unlabelled » SP Simulation on LNA using Cadence

Saturday, February 22, 2014

SP Simulation on LNA using Cadence

Video of Simulation

Posted by Tun Zainal at 2/22/2014 10:52:00 AM

Next

Newer Post

Previous

Older Post

0 comments:

Post a Comment

Subscribe to: Post Comments (Atom)

Popular Posts

Removing Lock from Cadence

In order to free up the read mode on your Cadence, you have to do the following procedure: Step 1 : Identifying whether you have the lock ...
Connecting Vnc remotely

http://www.youtube.com/watch?v=1WZq9DXjNrU Example of latex in blogspot: $\displaystyle S(n)=\frac{1}{x}$
MSc (ESDE) Project 2013-2014
Media Coverage 2005 1st RFIC chips designed by Malaysians (dispute?)

2005 News Coverage These are some of our fabricated chips. The design were carried out in the School of EE. All credits actually go to...
Save and Load State in Cadence

Youtube
SP Simulation on LNA using Cadence

Video of Simulation
DC characteristics of LNA using Cadence

Video of Simulation
Final Year Project 2013-2014

Total Pageviews

About Me

Blogroll

About

Home
Test
- Sub Category #1
- Sub Category#2
About
Contact
Sitemap
- Sub Category #1
- Sub Category#2

Blogger news

Blogger templates

Copyright © Radio Frequency and Mixed Signal Integrated Circuits (RMIC) USM (July 2002- August 2014) All Right Reserved

Blogger Designed by IVYthemes | MKR Site

Posts RSS • Comments RSS